

31011 U.S. PTO
10/010343
12/05/01

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM 10010343	FILING DATE 12/05/2001	CLASS 257	SUBCLASS 2814	GAU 2814	EXAMINER
**APPLICANTS: Yegnashankaran Visvamohan; Padmanabhan Gobi;					
**CONTINUING DATA VERIFIED:					
** FOREIGN APPLICATIONS VERIFIED:					
PG-PUB <input checked="" type="checkbox"/> DO NOT PUBLISH		RESCIND <input type="checkbox"/>			
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no		35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO	
Verified and Acknowledged Examiners's initials				072219-0261615 (P05089)	
TITLE : Integrated circuit and method of forming the integrated circuit having a die with high Q inductors and capacitors attached to a die with a circuit as a flip chip					

U.S. DEPT. OF COMM./PAT. & TM.: PTO-435 (Rev. 12-99)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs. Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)